

# NX3L4051

## Single low-ohmic 8-channel analog switch

Rev. 5.1 — 30 September 2020

Product data sheet

## 1 General description

The NX3L4051 is a low-ohmic 8-channel analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. The NX3L4051 has three digital select inputs (S1 to S3), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z). All eight switches share an enable input ( $\bar{E}$ ). A HIGH on  $\bar{E}$  causes all switches into the high impedance OFF-state, independent of Sn.

Schmitt trigger action at the digital inputs makes the circuit tolerant to slower input rise and fall times. Low threshold digital inputs allows this device to be driven by 1.8 V logic levels in 3.3 V applications without significant increase in supply current  $I_{CC}$ . This makes it possible for the NX3L4051 to switch 4.3 V signals with a 1.8 V digital controller, eliminating the need for logic level translation. The NX3L4051 allows signals with amplitude up to  $V_{CC}$  to be transmitted from Z to Yn or from Yn to Z. Its low ON resistance (0.5  $\Omega$ ) and flatness (0.13  $\Omega$ ) ensures minimal attenuation and distortion of transmitted signals.

## 2 Features and benefits

- Wide supply voltage range from 1.4 V to 4.3 V
- Very low ON resistance (peak):
  - 1.7  $\Omega$  (typical) at  $V_{CC} = 1.4$  V
  - 1.0  $\Omega$  (typical) at  $V_{CC} = 1.65$  V
  - 0.6  $\Omega$  (typical) at  $V_{CC} = 2.3$  V
  - 0.5  $\Omega$  (typical) at  $V_{CC} = 2.7$  V
  - 0.5  $\Omega$  (typical) at  $V_{CC} = 4.3$  V
- Break-before-make switching
- High noise immunity
- ESD protection:
  - HBM JESD22-A114F Class 3A exceeds 7500 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM AEC-Q100-011 revision B exceeds 1000 V
  - IEC61000-4-2 contact discharge exceeds 8000 V for switch ports
- CMOS low-power consumption
- Latch-up performance exceeds 100 mA per JESD 78B Class II Level A
- 1.8 V control logic at  $V_{CC} = 3.6$  V
- Control input accepts voltages above supply voltage
- Very low supply current, even when input is below  $V_{CC}$
- High current handling capability (350 mA continuous current under 3.3 V supply)
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C



### 3 Applications

- Cell phone
- PDA
- Portable media player
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

### 4 Ordering information

Table 1. Ordering information


Type number	Topside mark	Package			
		Temperature range	Name	Description	Version
NX3L4051HR	M41	-40 °C to +125 °C	HXQFN16	plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; body 3 × 3 × 0.5 mm	SOT1039-2
NX3L4051PW	X3L4051	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

#### 4.1 Ordering options

Table 2. Ordering options


Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
NX3L4051HR	NX3L4051HRZ	HXQFN16	REEL 7" Q1 NDP SSB	1500	T <sub>amb</sub> = -40 °C to 125 °C
NX3L4051PW	NX3L4051PW,118	TSSOP16	REEL 13" Q1 NDP	2500	T <sub>amb</sub> = -40 °C to 125 °C

**5 Functional diagram**



Pin numbers are shown for TSSOP16 package only.

**Figure 1. Logic symbol**



Pin numbers are shown for TSSOP16 package only.

**Figure 2. Functional diagram**

## 6 Pinning information

### 6.1 Pinning




Figure 3. Pin configuration SOT1039-2 (HXQFN16)

Figure 4. Pin configuration SOT403-1 (TSSOP16)

### 6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT1039-2	SOT403-1	
Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7	11, 12, 13, 10, 15, 3, 16, 2	13, 14, 15, 12, 1, 5, 2, 4	independent input or output
Z	1	3	independent output or input
E	4	6	enable input (active LOW)
n.c.	5	7	not connected
GND	6	8	ground (0 V)
S1, S2, S3	9, 8, 7	11, 10, 9	select input
V <sub>CC</sub>	14	16	supply voltage

## 7 Functional description

Table 4. Function table<sup>[1]</sup>

Input				Channel ON
E	S3	S2	S1	
L	L	L	L	Y0 = Z
L	L	L	H	Y1 = Z
L	L	H	L	Y2 = Z
L	L	H	H	Y3 = Z
L	H	L	L	Y4 = Z
L	H	L	H	Y5 = Z

Input				Channel ON
$\bar{E}$	S3	S2	S1	
L	H	H	L	Y6 = Z
L	H	H	H	Y7 = Z
H	X	X	X	switches off

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

## 8 Limiting values

**Table 5. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
$V_I$	input voltage	Sn and $\bar{E}$	[1] -0.5	+4.6	V
$V_{SW}$	switch voltage		[2] -0.5	$V_{CC} + 0.5$	V
$I_{IK}$	input clamping current	$V_I < -0.5$ V	-50	-	mA
$I_{SK}$	switch clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V	-	±50	mA
$I_{SW}$	switch current	$V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; source or sink current	-	±350	mA
		$V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; pulsed at 1 ms duration, < 10 % duty cycle; peak current	-	±500	mA
$T_{stg}$	storage temperature		-65	+150	°C
$P_{tot}$	total power dissipation	$T_{amb} = -40$ °C to +125 °C			
		HXQFN16	[3] -	250	mW
		TSSOP16	[4] -	500	mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not exceed 4.6 V.

[3] For HXQFN16 package: above 135 °C the value of  $P_{tot}$  derates linearly with 16.9 mW/K.

[4] For TSSOP16 package: above 60 °C the value of  $P_{tot}$  derates linearly with 5.5 mW/K above.

## 9 Recommended operating conditions

**Table 6. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		1.4	4.3	V
$V_I$	input voltage	Sn and $\bar{E}$	0	4.3	V
$V_{SW}$	switch voltage		[1] 0	$V_{CC}$	V
$T_{amb}$	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	Sn and $\bar{E}$ ; $V_{CC} = 1.4$ V to 4.3 V	-	200	ns/V

[1] To avoid sinking GND current from terminal Z when switch current flows in terminal Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Yn. In this case, there is no limit for the voltage drop across the switch.

## 10 Static characteristics



**Table 7. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = -40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.4 V to 1.6 V	0.9	-	-	0.9	-	-	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.9	-	-	0.9	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.1	-	-	1.1	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	1.3	-	-	1.3	-	-	V
		V <sub>CC</sub> = 3.6 V to 4.3 V	1.4	-	-	1.4	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.4 V to 1.6 V	-	-	0.3	-	0.3	0.3	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.4	-	0.4	0.3	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.4	-	0.4	0.4	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.5	-	0.5	0.5	V
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	-	0.6	-	0.6	0.6	V
I <sub>I</sub>	input leakage current	Sn and $\bar{E}$ ; V <sub>I</sub> = GND to 4.3 V; V <sub>CC</sub> = 1.4 V to 4.3 V	-	-	-	-	±0.5	±1	µA
I <sub>S(OFF)</sub>	OFF-state leakage current	Y <sub>n</sub> ports; see <a href="#">Figure 5</a>							
		V <sub>CC</sub> = 1.4 V to 3.6 V	-	-	±5	-	±50	±500	nA
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I <sub>S(ON)</sub>	ON-state leakage current	Z port; V <sub>CC</sub> = 1.4 V to 3.6 V; see <a href="#">Figure 6</a>							
		V <sub>CC</sub> = 1.4 V to 3.6 V	-	-	±20	-	±200	±2000	nA
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	-	±40	-	±200	±2000	nA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>SW</sub> = GND or V <sub>CC</sub>							
		V <sub>CC</sub> = 3.6 V	-	-	100	-	500	5000	nA
		V <sub>CC</sub> = 4.3 V	-	-	150	-	800	6000	nA
ΔI <sub>CC</sub>	additional supply current	V <sub>SW</sub> = GND or V <sub>CC</sub>							
		V <sub>I</sub> = 2.6 V; V <sub>CC</sub> = 4.3 V	-	2.0	4.0	-	7	7	µA
		V <sub>I</sub> = 2.6 V; V <sub>CC</sub> = 3.6 V	-	0.35	0.7	-	1	1	µA
		V <sub>I</sub> = 1.8 V; V <sub>CC</sub> = 4.3 V	-	7.0	10.0	-	15	15	µA
		V <sub>I</sub> = 1.8 V; V <sub>CC</sub> = 3.6 V	-	2.5	4.0	-	5	5	µA
	V <sub>I</sub> = 1.8 V; V <sub>CC</sub> = 2.5 V	-	50	200	-	300	500	nA	
C <sub>I</sub>	input capacitance	Sn and $\bar{E}$	-	1.0	-	-	-	-	pF
C <sub>S(OFF)</sub>	OFF-state capacitance		-	35	-	-	-	-	pF

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = -40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
C <sub>S(ON)</sub>	ON-state capacitance		-	350	-	-	-	-	pF

10.1 Test circuits



10.2 ON resistance

Table 8. ON resistance<sup>[1]</sup>

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 8 to Figure 14.

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C		Unit
			Min	Typ <sup>[2]</sup>	Max	Min	Max	
R <sub>ON(peak)</sub>	ON resistance (peak)	V <sub>I</sub> = GND to V <sub>CC</sub> ; I <sub>sw</sub> = 100 mA; see Figure 7						
		V <sub>CC</sub> = 1.4 V	-	1.7	3.7	-	4.1	Ω
		V <sub>CC</sub> = 1.65 V	-	1.0	1.6	-	1.7	Ω
		V <sub>CC</sub> = 2.3 V	-	0.6	0.8	-	0.9	Ω
		V <sub>CC</sub> = 2.7 V	-	0.5	0.75	-	0.9	Ω
		V <sub>CC</sub> = 4.3 V	-	0.5	0.75	-	0.9	Ω

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to +85 °C			T <sub>amb</sub> = -40 °C to +125 °C		Unit
			Min	Typ <sup>[2]</sup>	Max	Min	Max	
ΔR <sub>ON</sub>	ON resistance mismatch between channels	V <sub>I</sub> = GND to V <sub>CC</sub> ; I <sub>SW</sub> = 100 mA <sup>[3]</sup>						
		V <sub>CC</sub> = 1.4 V; V <sub>SW</sub> = 0.4 V	-	0.18	0.30	-	0.30	Ω
		V <sub>CC</sub> = 1.65 V; V <sub>SW</sub> = 0.5 V	-	0.18	0.20	-	0.30	Ω
		V <sub>CC</sub> = 2.3 V; V <sub>SW</sub> = 0.7 V	-	0.07	0.10	-	0.13	Ω
		V <sub>CC</sub> = 2.7 V; V <sub>SW</sub> = 0.8 V	-	0.07	0.10	-	0.13	Ω
		V <sub>CC</sub> = 4.3 V; V <sub>SW</sub> = 0.8 V	-	0.07	0.10	-	0.13	Ω
R <sub>ON(flat)</sub>	ON resistance (flatness)	V <sub>I</sub> = GND to V <sub>CC</sub> ; I <sub>SW</sub> = 100 mA <sup>[4]</sup>						
		V <sub>CC</sub> = 1.4 V	-	1.0	3.3	-	3.6	Ω
		V <sub>CC</sub> = 1.65 V	-	0.5	1.2	-	1.3	Ω
		V <sub>CC</sub> = 2.3 V	-	0.15	0.3	-	0.35	Ω
		V <sub>CC</sub> = 2.7 V	-	0.13	0.3	-	0.35	Ω
		V <sub>CC</sub> = 4.3 V	-	0.2	0.4	-	0.45	Ω

[1] For NX3L4051PW (TSSOP16 package), all ON resistance values are up to 0.05 Ω higher.





[2] Typical values are measured at T<sub>amb</sub> = 25 °C.





[3] Measured at identical V<sub>CC</sub>, temperature and input voltage.

[4] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V<sub>CC</sub> and temperature.



10.3 ON resistance test circuit and graphs





## 11 Dynamic characteristics

**Table 9. Dynamic characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 17](#).

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = -40 °C to +125 °C			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max (85 °C)	Max (125 °C)	
t <sub>en</sub>	enable time	$\bar{E}$ , Sn to Z or Yn; see <a href="#">Figure 15</a>							
		V <sub>CC</sub> = 1.4 V to 1.6 V	-	45	100	-	120	125	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	-	32	75	-	85	95	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	21	50	-	55	60	ns
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	19	45	-	45	50	ns
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	19	45	-	45	50	ns
t <sub>dis</sub>	disable time	$\bar{E}$ , Sn to Z or Yn; see <a href="#">Figure 15</a>							
		V <sub>CC</sub> = 1.4 V to 1.6 V	-	25	80	-	90	105	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	-	15	65	-	70	75	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	9	30	-	35	40	ns
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	8	25	-	30	35	ns
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	8	25	-	30	35	ns
t <sub>b-m</sub>	break-before-make time	see <a href="#">Figure 16</a>	[2]						
		V <sub>CC</sub> = 1.4 V to 1.6 V	-	19	-	9	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	-	17	-	7	-	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	12	-	4	-	-	ns
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	10	-	3	-	-	ns
		V <sub>CC</sub> = 3.6 V to 4.3 V	-	9	-	2	-	-	ns

[1] Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 1.5 V, 1.8 V, 2.5 V, 3.3 V and 4.3 V respectively.

[2] Break-before-make guaranteed by design.

11.1 Waveform and test circuits






Table 10. Measurement points

Supply voltage	Input	Output
$V_{CC}$	$V_M$	$V_X$
1.4 V to 4.3 V	$0.5V_{CC}$	$0.9V_{OH}$





Test data is given in [Table 11](#).

Definitions test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$V_{EXT}$  = External voltage for measuring switching times.

$V_I$  may be connected to  $S_n$  or  $\bar{E}$ .

**Figure 17. Test circuit for measuring switching times**

**Table 11. Test data**

Supply voltage	Input		Load	
$V_{CC}$	$V_I$	$t_r, t_f$	$C_L$	$R_L$
1.4 V to 4.3 V	$V_{CC}$	$\leq 2.5$ ns	35 pF	50 $\Omega$

## 11.2 Additional dynamic characteristics

**Table 12. Additional dynamic characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V);  $V_I = GND$  or  $V_{CC}$  (unless otherwise specified);  $t_r = t_f \leq 2.5$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
THD	total harmonic distortion	$f_i = 20$ Hz to 20 kHz; $R_L = 32$ $\Omega$ ; see <a href="#">Figure 18</a>	[1]				
		$V_{CC} = 1.4$ V; $V_I = 1$ V (p-p)		-	0.15	-	%
		$V_{CC} = 1.65$ V; $V_I = 1.2$ V (p-p)		-	0.10	-	%
		$V_{CC} = 2.3$ V; $V_I = 1.5$ V (p-p)		-	0.02	-	%
		$V_{CC} = 2.7$ V; $V_I = 2$ V (p-p)		-	0.02	-	%
		$V_{CC} = 4.3$ V; $V_I = 2$ V (p-p)		-	0.02	-	%
$f_{(-3dB)}$	-3 dB frequency response	$R_L = 50$ $\Omega$ ; see <a href="#">Figure 19</a>	[1]				
		$V_{CC} = 1.4$ V to 4.3 V		-	15	-	MHz
$\alpha_{iso}$	isolation (OFF-state)	$f_i = 100$ kHz; $R_L = 50$ $\Omega$ ; see <a href="#">Figure 20</a>	[1]				
		$V_{CC} = 1.4$ V to 4.3 V		-	-90	-	dB
$V_{ct}$	crosstalk voltage	between digital inputs and switch; $f_i = 1$ MHz; $C_L = 50$ pF; $R_L = 50$ $\Omega$ ; see <a href="#">Figure 21</a>					
		$V_{CC} = 1.4$ V to 3.6 V		-	0.2	-	V
		$V_{CC} = 3.6$ V to 4.3 V		-	0.3	-	V
Xtalk	crosstalk	between switches; $f_i = 100$ kHz; $R_L = 50$ $\Omega$ ; see <a href="#">Figure 22</a>	[1]				

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		$V_{CC} = 1.4\text{ V to }4.3\text{ V}$	-	-90	-	dB
$Q_{inj}$	charge injection	$f_i = 1\text{ MHz}; C_L = 0.1\text{ nF}; R_L = 1\text{ M}\Omega; V_{gen} = 0\text{ V}; R_{gen} = 0\ \Omega$ ; see <a href="#">Figure 23</a>				
		$V_{CC} = 1.5\text{ V}$	-	3	-	pC
		$V_{CC} = 1.8\text{ V}$	-	4	-	pC
		$V_{CC} = 2.5\text{ V}$	-	6	-	pC
		$V_{CC} = 3.3\text{ V}$	-	9	-	pC
		$V_{CC} = 4.3\text{ V}$	-	15	-	pC

[1]  $f_i$  is biased at  $0.5V_{CC}$ .

### 11.3 Test circuits




Figure 18. Test circuit for measuring total harmonic distortion







Figure 19. Test circuit for measuring the frequency response when channel is in ON-state






Figure 23. Test circuit for measuring charge injection



12 Package outline

HXQFN16(U): plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; body 3 x 3 x 0.5 mm

SOT1039-2





Figure 24. Package outline SOT1039-2 (HXQFN16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				99-12-27 03-02-18

Figure 25. Package outline SOT403-1 (TSSOP16)

## 13 Abbreviations

Table 13. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
PDA	Personal Digital Assistant

## 14 Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX3L4051 v.5.1	20200930	Product data sheet	-	NX3L4051 v.5
Modifications:	<ul style="list-style-type: none"> <li><a href="#">Section 4</a>: Added <a href="#">Section 4.1</a>; NX3L4051HR,115 replaced with NX3L4051HRZ</li> </ul>			
NX3L4051 v.5	20120703	Product data sheet	-	NX3L4051 v.4
Modifications:	<ul style="list-style-type: none"> <li>For type number NX3L4051HR the sot code has changed to SOT1039-2.</li> </ul>			
NX3L4051 v.4	20111107	Product data sheet	-	NX3L4051 v.3
Modifications:	<ul style="list-style-type: none"> <li>Legal pages updated.</li> </ul>			
NX3L4051 v.3	20101222	Product data sheet	-	NX3L4051 v.2
NX3L4051 v.2	20100812	Product data sheet	-	NX3L4051 v.1
NX3L4051 v.1	20100415	Product data sheet	-	-

## 15 Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for

such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Tables

Tab. 1.	Ordering information .....	2	Tab. 8.	ON resistance .....	7
Tab. 2.	Ordering options .....	2	Tab. 9.	Dynamic characteristics .....	11
Tab. 3.	Pin description .....	4	Tab. 10.	Measurement points .....	12
Tab. 4.	Function table .....	4	Tab. 11.	Test data .....	13
Tab. 5.	Limiting values .....	5	Tab. 12.	Additional dynamic characteristics .....	13
Tab. 6.	Recommended operating conditions .....	5	Tab. 13.	Abbreviations .....	19
Tab. 7.	Static characteristics .....	6	Tab. 14.	Revision history .....	19

## Figures

Fig. 1.	Logic symbol .....	3	Fig. 14.	ON resistance as a function of input voltage; VCC = 4.3 V .....	10
Fig. 2.	Functional diagram .....	3	Fig. 15.	Enable and disable times .....	12
Fig. 3.	Pin configuration SOT1039-2 (HXQFN16) .....	4	Fig. 16.	Test circuit for measuring break-before- make timing .....	12
Fig. 4.	Pin configuration SOT403-1 (TSSOP16) .....	4	Fig. 17.	Test circuit for measuring switching times .....	13
Fig. 5.	Test circuit for measuring OFF-state leakage current .....	7	Fig. 18.	Test circuit for measuring total harmonic distortion .....	14
Fig. 6.	Test circuit for measuring ON-state leakage current .....	7	Fig. 19.	Test circuit for measuring the frequency response when channel is in ON-state .....	14
Fig. 7.	Test circuit for measuring ON resistance .....	9	Fig. 20.	Test circuit for measuring isolation (OFF- state) .....	15
Fig. 8.	Typical ON resistance as a function of input voltage .....	9	Fig. 21.	Test circuit for measuring crosstalk voltage between digital inputs and switch .....	15
Fig. 9.	ON resistance as a function of input voltage; VCC = 1.5 V .....	9	Fig. 22.	Test circuit for measuring crosstalk between switches .....	15
Fig. 10.	ON resistance as a function of input voltage; VCC = 1.8 V .....	9	Fig. 23.	Test circuit for measuring charge injection .....	16
Fig. 11.	ON resistance as a function of input voltage; VCC = 2.5 V .....	10	Fig. 24.	Package outline SOT1039-2 (HXQFN16) .....	17
Fig. 12.	ON resistance as a function of input voltage; VCC = 2.7 V .....	10	Fig. 25.	Package outline SOT403-1 (TSSOP16) .....	18
Fig. 13.	ON resistance as a function of input voltage; VCC = 3.3 V .....	10			

**Contents**

**1 General description ..... 1**

**2 Features and benefits .....1**

**3 Applications .....2**

**4 Ordering information ..... 2**

4.1 Ordering options ..... 2

**5 Functional diagram .....3**

**6 Pinning information ..... 4**

6.1 Pinning .....4

6.2 Pin description .....4

**7 Functional description .....4**

**8 Limiting values .....5**

**9 Recommended operating conditions ..... 5**

**10 Static characteristics .....6**

10.1 Test circuits ..... 7

10.2 ON resistance .....7

10.3 ON resistance test circuit and graphs .....9

**11 Dynamic characteristics .....11**

11.1 Waveform and test circuits ..... 12

11.2 Additional dynamic characteristics ..... 13

11.3 Test circuits ..... 14

**12 Package outline .....17**

**13 Abbreviations ..... 19**

**14 Revision history ..... 19**

**15 Legal information .....20**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 30 September 2020

Document identifier: NX3L4051

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

[NX3L4051HRZ](#)